Skip to content Skip to menu Skip to footer
Beschreibung des Stellenangebots

Experienced engineer 5+ years experience in coding VHDL or Verilog.  Must have experience in Block level and SoC level design and simulation.  Ability to develop designs from specification highly desirable.   Excellent salary and benefits package on offer for the right candidate.

Angaben zur Stelle
Work experience:
Work experience is required
Dauer der Berufserfahrung:
More than 5 years
Gehaltsspanne:
Not provided
Date of expiry:
Link for more information:

Über das Unternehmen

Chipright is a leading provider of internationally traded design services in the fields of micro-electronic design and development. We support customers design and verification activities with our network of consultants. Erfahren Sie mehr