Skip to content Skip to menu Skip to footer
Beschrijving vacature

Experienced engineer 5+ years experience in coding VHDL or Verilog.  Must have experience in Block level and SoC level design and simulation.  Ability to develop designs from specification highly desirable.   Excellent salary and benefits package on offer for the right candidate.

Functiebeschrijving
Work experience:
Work experience is required
Duur van de werkervaring:
More than 5 years
Salaris van/tot:
Not provided
Date of expiry:
Link for more information:

Over het bedrijf

Chipright is a leading provider of internationally traded design services in the fields of micro-electronic design and development. We support customers design and verification activities with our network of consultants. Meer informatie