Design Engineer
Ponudio:
Na raspolaganju za događanje:
Opis ponude za posao
Experienced engineer 5+ years experience in coding VHDL or Verilog. Must have experience in Block level and SoC level design and simulation. Ability to develop designs from specification highly desirable. Excellent salary and benefits package on offer for the right candidate.