Verification Engineer
Proposto por:
Disponíveis para o evento:
Descrição da oferta de emprego
Knowledge of verifying complex RTL designs at block and system level
Experience of UVM and Specman Methodology