Verification Engineer
Presentada por:
Disponible para eventos:
Descripción de la oferta de empleo
Knowledge of verifying complex RTL designs at block and system level
Experience of UVM and Specman Methodology