Verification Engineer
Aangeboden door:
Beschikbaar voor evenement:
Beschrijving vacature
Knowledge of verifying complex RTL designs at block and system level
Experience of UVM and Specman Methodology