Skip to content Skip to menu Skip to footer
Opis ponude za posao

At Synopsys, we’re at the heart of the innovations that change the way we work and play. Self-driving cars. Artificial Intelligence. The cloud. 5G. The Internet of Things. These breakthroughs are ushering in the Era of Smart Everything. And we’re powering it all with the world’s most advanced technologies for chip design and software security. If you share our passion for innovation, we want to meet you.

 

Our Silicon Design & Verification business is all about building high-performance silicon chips—faster. We’re the world’s leading provider of solutions for designing and verifying advanced silicon chips. And we design the next-generation processes and models needed to manufacture those chips. We enable our customers to optimize chips for power, cost, and performance—eliminating months off their project schedules.

 

FPGA Design Engineer

Does this sound like a good role for you?

 

The role of Synopsys FPGA Design Engineer is a blend of continuously expanding and actively exercising your technical knowledge, understanding industry trends and their impact in the different standards/protocols (e.g. PCIe, USB, MIPI, HDMI, Ethernet, MSHC, DDR), and providing technology leadership to both internal validation of the protocol IIPs and external customer success. 

The primary focus of the FPGA Design Engineer is to plan and execute the Synopsys IP portfolio FPGA-based validation, coordinating with an array of teams from PHY development, IP R&D, SW development, and even industry and external customers. FPGA Design Engineers are expected to be the first line of integration and interoperability of the Synopsys IP portfolio, continuously improving their skill in all areas from RTL architecture, FPGA synthesis, simulation, timing analysis, debugging tools, and an array of FPGA-based hardware platforms and test equipment. The work required to work independently and directly with internal and external customers to present technical information, design and develop demonstrations, resolve technical issues, and generate specifications, guidelines and test reports.

 

Key Qualifications

  • BSEE or equivalent with 2 years of experience of strong FPGA background, including experience with FPGA implementation, FPGA debug & board bring up.
  • Knowledge of ASIC prototyping and emulation techniques and technologies is preferred.
  • Has a strong desire to learn and explore new technologies.
  • Demonstrates good analysis and problem-solving skills.
  • Experience working in a cross-team environment with a strong focus on results and quality is preferred.
  • Builds productive internal/external working relationships.
  • Strong communication skills identifying and implementing solutions while coordinating with customers and partners.
  • Fluent verbal and written English.

Preferred Experience

  • Knowledge of protocols such as AXI, HDMI, UFS, UniPro, CSI, DSI, and PCIe is a significant plus.
  • Knowledge of scripting/programming skills (TCL, Python, JavaScript, C/C++) is preferred.
  • Experienced working in UNIX/LINUX environment.
  • At this level, postgraduate coursework or equivalent may be expected.

 

Inclusion and Diversity are important to us. Synopsys considers all applicants for employment without regard to race, color, religion, nationa origin, gender, sexual orientation, gender identity, age, military veteran status, or disability.

Informacije o poslu
Radno iskustvo:
Work experience is required
Trajanje radnog iskustva:
Up to 2 years
Jezične vještine:
  • English
  • Good
Raspon plaće:
Not provided
Date of expiry:
Link for more information:

About organisation

Synopsys technology is at the heart of innovations that are changing the way people work and play. Self-driving cars. Machines that learn. Lightning-fast communication across billions of devices in the datasphere. These breakthroughs are ushering in the era of Smart Everything―where devices are getting smarter, everything is connected, and everything must be secure.Powering this new era of… Saznajte više

Loading...